Correct passability check for event layer chipset tiles (Fixes #121)