Made data_bus_controller slave to FIFO empty/full signals. Compiled successfully. Now will prepare for %full/%empty signals coming from FIFO.