platforms/m1: move generic platform commands to do_finalize
Add Mixxeo platform
Do not specify period constraints twice
platforms/mixxeo: remove bank 3 DVI inputs
Call finalize() after CRG creation
xilinx_ise: run tools like Project Navigator does to avoid weird bitgen behavior
merge upstream, save trce invocation