Refactored CircuitParser into Interface
Added a VerilogCircuitParser + changed converter
Removed print
Major refactoring