Verilog HDL Parser and Signal Analyzer in Python with PLY.