Verilog: recoded clocking and IO code, now Xilinx primitives are used instead of improvised RTL with constraints