zynq-zc702 FPGA design: Fix ethernet problem

Fixes missing pull-up on the eth controller mio pins, if you built the
FSBL from this design.
busybox: Remove initparams startup fix

Fix has been integrated into OE-core master.