allow extending bitfile list on a per-board basis
buildsys: fix bitfile output directory
zynq: add a crude/temporary interrupt test to axi_lite_slave.v
buildsys: par_ and map_timing PHONY corrections