Add main VHDL source and implementation constraints.