Translated hdmi_out.vhd from Atlys demo into Verilog. Timing diagram works for 800x600 (which is negative polarity)
hdmi_core only supports 800x600 and 1280x720 for now.