Fix reference code.
Add matrixmult FSL pcore and try to fix Verilog so it compiles (might even work).
Fix syntax error.
Don't need to delay by a cycle.
Minor changes.