adapted paths
finished conversion of vhdl design into verilog
added verilog simulation environment