adjust bus cycle timing

increase the time bus clk is asserted for read & write cycles
added instruction trace history, general cleanup

Added an instruction trace history buffer mechanism to help find the
intermittent measurement error bug. Also lots of general code cleanup.