Minor fixes for FPGA entity and constraints, Xilinx runs successfully now