More clean-up...
DDR2 non-data signals wired on top sheet.
Connected MCU clock output to an otherwise-unused FPGA clock input.
Additional clock generator connections to FPGA clock inputs.
Renamed sheet power_ldo to power.
Simplified power sheet to distribute raw voltages, which simplifies wiring on top-level schematic.