Re-structured register map for address conditional write access. Began adding DP RAM for burst mode FIFOs.