ALU described in ForSyDe, compiles and simulates OK, but doesn't generate VHDL, because probably the ProcFun is too "complicated" for teh backend