Added modelsim support to autotest
Implemented correct handling of signed module parameters
Remove auto_wire framework (smarter than the verilog standard)
Removed now obsolete test cases
Added support for signed parameters in ilang
Added proper dumping of signed/unsigned parameters to verilog backend
Fixed xilinx/example_sim_counter test bench