Fixed the memory size to indicate the full 8MBytes
Moved/Updated drt documentation to a 'docs' folder
Added documentation for DMA controller
Added a built int reset mechanism so the FPGA will startup correctly