Modify the wishbone SRAM logic so that Xilinx ISE/xst synthsis the module to BlockRAM but not Registers.