bridge: fixup write accesses to bytelanes 3 + 2.

When writing only to bytelanes 2 or 3 we would not correctly raise
h_compl resulting in a stall.

Signed-off-by: Jamie Iles <jamie@jamieiles.com>