changed reset & clk timing according to vhdl testbench