TTA core propagates the simulation clock to the core and monitors for lock requests.
Started to write the actual memory request issue logic.