Registers

still thinking about a better way of doing register and memory
fixed some minor bug in ram write
Big change to cpu context

Registers have been removed.
because Registers are banked in ram decided to read directly from ram
for each registers
Lots of changes

read rom changed

Added more opcodes
Memory model

memory module now handle sfr
Update to ram bit status