Use Verilog-2001 style width part selects to simplify code in generate blocks.