Working on VHDL Cordic prototype