Attempt at making a CPU in Verilog