cappccino/lsu: dcache: make cache loads 1-cycle

This changes the cache logic so that it accepts seperate
index and tag addresses, effectively the address straight
from the alu in execute stage and the registered address in
control memory stage.