generic_platform: prefix subsignals
corelogic -> genlib
generic_platform/get_verilog: pass additional args to verilog.convert
xilinx_ise: disable SRL extraction on synchronizers