Separated read and write ports for SRAM structures.