Change verilog output so that synthesis can recognise state machine