5 stage pipeline with int, stall, fpu and forward