Add $display statements to Verilog testbench.
Implement FSM for sequential carry-save multiplier. Hope it doesn't infer latches...