fpga-image: Re-generate IP blocks in Vivado

To make sure that new VHDL code is properly built and imported,
run reset_target and generate_target commands first.