Updated the delay statements and converted combinatorial always blocks into Verilog-2001 format.