Add Verilog sources + Quartus II project