Change wire and reg names; input -> *_i, output -> *_o, wire and reg -> _* and pass iverilog compile