rebuild Verilog