Generate Verilog instead of VHDL for the wrapper module
added transaction Ids to Axi3Slave
pass board name to make_zcomposite.sh so it can use appropriate zynq_fsbl.elf
Use AXI3 for CPU to slave connections.
Fixed Axi3Slave so it will work in non-shared connection to axi_interconnect.