Early wire/reg/parameter width calculation in ast/simplify
Added "techmap -share_map" option
Added verilog frontend -ignore_redef option
Added techmap -D and -I options
Added module->avail_parameters (for advanced techmap features)
Renamed stdcells_sim.v to simcells.v and fixed blackbox.v
Added simplemap pass