Multicore: Add core identifier

The core identifier can be read from SPR group 0 (system) at address
128 (newly assigned). It can apparently not be written.

The multicore core identifier is set via a port, which allows easier
use in verilated models or similar.
Merge branch 'master' into multicore