ee3dsd: Import Logic Analyzer sources
ee3dsd: Ignore generated files
ee3dsd: Remove trailing/Leading whitespace
ee3dsd: 'make clean' lists removed files
ee3dsd: 'make sim' is default target
Use consistent make output
ee3dsd: Use $(QUIET) variable