hdl/modules/*: add more pipeline stages in clock enable net

This is supposed to help in reducing the fanout of the net
and avoid failing timing analysis