Ensure a correct order between memory accesses.

Ensure that the scalar write access corresponds to the result of a load
instruction appears after the generic read access corresponds to the load
instruction.

git-svn-id: https://llvm.org/svn/llvm-project/polly/trunk@186419 91177308-0d34-0410-b5e6-96231b3b80d8