Various projects done with VHDL / Verilog, includes some pretty old stuff ;)