removed Xilinx specific code from Terasic_DE1 project, changed the way the UART model works