Verilog added to available language