This repo contains synthesizable System Verilog description of Network-on-Chip (NoC) with Link agregation (LAG), high speed simulation model of this NoC written in SystemC and program realization of method for parametric adjustment of a NoC with LAG to minimize hardware resources for a given application