cleanup of UART RTL
cosmetic change
cosmetic change
removed a debug line
added unfinished UART interface code
removing Xilinx library files due to licensing, libraries in a local Xilinx tool install should be used
removed UART code from Logic_Sniffer RTL and bench which only supports the SPI protocol
moved UART code to a separate Terasic_DE1 project