A Logisim implementation of two-stage processor that supports a large subset of the MIPS instruction language.