Improved stability by over-constraining timing on SRAM input side by 1ns