Adding Verilog utilities file.