Added hazard detection logic for SC followed by use because its the same as LW followed by use. LLSC successfully implemented on individual cores. dual.loadstore.asm, dual.mult.asm, dual.rtype.asm and dual.llsc.asm are passing
Added the lab pdfs