Add project files
Some verilog renames
Modify README
Add gitignore