My experiments data and paper on verilog Combinational Equivalence Checking.