Verilog Module Development