Lowered CPU bus bandwidth, modified L2 cache frequency table, and capped voltage at 1400mV