Verilog::BaseComponent#input, output, reg, wire, clock, reset,
parameterをVerilog::BaseComponent::Code::Utilitiesに移動