fix top module input/outputs, track and manage all fpga-fpga outputs