missing 'make verilog' step added